Vermicel-CPU-Racket

KO | EN

gitlite — search

#javascript #python #go #deep-learning #linux #macos #nodejs #awesome #kubernetes #vue #awesome-list #security #mcp #open-source

Vermicel-CPU-Racket

(★ 9)

Vermicel is a minimal RISC-V core.

Vermicel-CPU-Racket Latest Version Download

Download Latest Version (.zip)

// repository documentation

Was this content helpful?

★ 0 (0 ratings)

Vermicel is a 32-bit RISC processor core that implements most of the
base instruction set of the RISC-V specification (RV32I).

It was initially designed and implemented in VHDL under the name "Virgule" for educational purposes,
but the VHDL source code is not publicly available.
You can read more about Virgule in [the documentation of its web-based simulator emulsiV](https://guillaume-savaton-eseo.github.io/emulsiV/doc).

This repository contains an RTL model of Vermicel written in Racket
using the techniques exposed in the blog post [Simulating digital circuits in Racket](http://guillaume.baierouge.fr/2021/03/14/simulating-digital-circuits-in-racket/index.html).
When executed, the Racket code performs a cycle-accurate simulation of the model.

This work is part of an ongoing experiment where Racket could serve
as a platform for the development of a future hardware description language.
There is currently no plan to generate Verilog or VHDL from Racket itself.

## Content of this repository

The processor core is implemented in the following files in folder `src`:

* `opcodes.rkt`: constant definitions and basic instruction field decomposition.
* `datapath-components.rkt`: component descriptions for the datapath (ALU, comparator, registers, etc).
* `vermicel.rkt`: the main processor description.

It makes use of these modules:

* `signal.rkt`: an implementation of hardware signals as data streams.
* `logic.rkt`: helpers to manipulate fixed-width binary data.

To integrate Vermicel in a system, you can use:

* `memory.rkt`: memory components.
* `interconnect.rkt`: helpers to connect a processor with devices.

These modules can help create programs and analyze the behavior of a system:

* `assembler.rkt`: functions to generate machine code from assembly programs written as S-expressions.
* `vcd.rkt`: output signals to VCD (Value Change Dump) files.

The `examples` folder shows how a simple computer system can be described
and run with a small program:

```
racket examples/fibonacci.rkt
racket examples/hello.rkt
```

Dependencies
------------

This project depends on the following Racket libraries:

* collections-lib
* pvector

Vermicel-CPU-Racket

Vermicel-CPU-Racket Latest Version Download

Today's picks

Was this content helpful?

Recent Feedback

Vermicel-CPU-Racket

Vermicel-CPU-Racket Latest Version Download

Today's picks

Was this content helpful?

Recent Feedback

Download README