clear
No description available.
파일 탐색기
최종 버전 다운로드 (.zip)- bottom_left_tile.def
- bottom_right_tile.def
- bottom_tile.def
- fpga_core.def
- left_tile.def
- right_tile.def
- tile.def
- top_left_tile.def
- top_right_tile.def
- top_tile.def
- user_project_wrapper.def
- 8x8Floorplan.png
- and2_autocheck_top_tb.v
- Makefile
- and2_latch_tb.v
- Makefile
- and2_or2_tb.v
- Makefile
- bin2bcd_tb.v
- Makefile
- counter_tb.v
- Makefile
- ccff_test_tb.v
- Makefile
- Makefile
- scff_test_tb.v
- Makefile
- pre_pnr_ccff_test_tb.v
- Makefile
- pre_pnr_scff_test_tb.v
- Makefile
- routing_test_tb.v
- and2_include_netlists.v
- define_simulation.v
- caravel_spef_mapping.tcl
- common.tcl
- ff.tcl
- sdf.v
- ss.tcl
- tt.tcl
- ALU_4bits.c
- ALU_4bits.hex
- Makefile
- and_gate.c
- and_gate.hex
- Makefile
- and_gate_LA.c
- and_gate_LA.hex
- Makefile
- blink.c
- Makefile
- ccff_test.c
- Makefile
- common.h
- bitbang.h
- bitbang.py
- common copy.h
- common.h
- common_makefile.mk
- crt0_vex.S
- csr-defs.h
- csr.h
- defs.h
- gpio_program.c
- gpios.h
- irq_api.h
- irq_vex.h
- isr.c
- la.h
- mgmt_gpio.h
- packet.h
- sections.lds
- sections_dff2.lds
- soc.h
- spi_master.h
- stub.c
- system.h
- test_functions.py
- Timeout.py
- timer0.h
- uart.h
- uart_api.h
- ALU_4bits.bit
- ALU_4bits.h
- ALU_4bits_io_mapping.xml
- and_2.bit
- and_2.h
- and_2_mapping.xml
- and_la.bit
- and_la.h
- and_la.xml
- fpga_ram6x26.bit
- fpga_ram6x26.h
- fpga_ram6x26_io_mapping.xml
- fpga_ram8x20.bit
- fpga_ram8x20.h
- fpga_ram8x20_io_mapping.xml
- generate_header.py
- inv_1.bit
- inv_1.h
- inv_1_io_mapping.xml
- inv_2.bit
- inv_2.h
- inv_2_io_mapping.xml
- seconds_decoder.bit
- seconds_decoder.h
- seconds_decoder_2.bit
- seconds_decoder_2.h
- seconds_decoder_2_io_mapping.xml
- seconds_decoder_io_mapping.xml
- fpga_ram6x26.c
- fpga_ram6x26.hex
- Makefile
- fpga_ram8x20.c
- fpga_ram8x20.hex
- Makefile
- csr.h
- git.h
- mem.h
- output_format.ld
- regions.ld
- soc.h
- variables.mak
- common.h
- inv_1.c
- inv_1.hex
- Makefile
- inv_2.c
- inv_2.hex
- Makefile
- Makefile
- seconds_decoder.c
- seconds_decoder.hex
- caravel_flash.py
- caravel_hkdebug.py
- caravel_hkflash.py
- caravel_hkstop.py
- caravel_projectid.py
- caravel_reset.py
- ftdi_flash.py
- ftdi_fpga.py
- slippage.py
- crt0_vex.S
- csr-defs.h
- csr.h
- defs.h
- defs_mpw-two-mfix.h
- irq.h
- irq_vex.h
- isr.c
- print_io.h
- sections.lds
- soc.h
- start.s
- stub.c
- stub.h
- system.h
- uart.h
- FPGA88_FLAT_HD_SKY_CombinedClock.png
- FPGA88_FLAT_HD_SKY_pReset_Connect.png
- FPGA88_FLAT_HD_SKY_ProgClock0_Connect.png
- FPGA88_FLAT_HD_SKY_ProgClock1_Connect.png
- FPGA88_FLAT_HD_SKY_ProgClock2_Connect.png
- FPGA88_FLAT_HD_SKY_ProgClock3_Connect.png
- FPGA88_FLAT_HD_SKY_Render.png
- FPGA88_FLAT_HD_SKY_Reset_Connect.png
- FPGA88_FLAT_HD_SKY_ScanChain_Connect.png
- FPGA88_FLAT_HD_SKY_Test_en_Connect.png
- sky130_fd_sc_hd__buf_2.v
- sky130_fd_sc_hd__buf_4.v
- sky130_fd_sc_hd__dfrtp_1.v
- sky130_fd_sc_hd__inv_1.v
- sky130_fd_sc_hd__inv_2.v
- sky130_fd_sc_hd__mux2_1.v
- sky130_fd_sc_hd__mux2_1_wrapper.v
- sky130_fd_sc_hd__or2_1.v
- sky130_fd_sc_hd__sdfrtp_1.v
- cbx_1__0_.v
- cbx_1__0__old.v
- cbx_1__1_.v
- cbx_1__8_.v
- cbx_1__8__old.v
- cby_0__1_.v
- cby_0__1__old.v
- cby_1__1_.v
- cby_8__1_.v
- cby_8__1__old.v
- const0.v
- const1.v
- direct_interc.v
- frac_lut4.v
- frac_lut4_mux.v
- frac_lut4_sky130_fd_sc_hd__dfrtp_1_mem.v
- grid_clb.v
- grid_io_bottom_bottom.v
- grid_io_left_left.v
- grid_io_right_right.v
- grid_io_top_top.v
- io.v
- io_sky130_fd_sc_hd__dfrtp_1_mem.v
- logical_tile_clb_mode_clb_.v
- logical_tile_clb_mode_default__fle.v
- logical_tile_clb_mode_default__fle_mode_physical__fabric.v
- logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff.v
- logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic.v
- logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__carry_follower.v
- logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut4.v
- logical_tile_io_mode_io_.v
- logical_tile_io_mode_physical__iopad.v
- mux_tree_size2.v
- mux_tree_size2_mem.v
- mux_tree_tapbuf_size10.v
- mux_tree_tapbuf_size10_mem.v
- mux_tree_tapbuf_size11.v
- mux_tree_tapbuf_size11_mem.v
- mux_tree_tapbuf_size12.v
- mux_tree_tapbuf_size12_mem.v
- mux_tree_tapbuf_size2.v
- mux_tree_tapbuf_size2_mem.v
- mux_tree_tapbuf_size3.v
- mux_tree_tapbuf_size3_mem.v
- mux_tree_tapbuf_size4.v
- mux_tree_tapbuf_size4_mem.v
- mux_tree_tapbuf_size5.v
- mux_tree_tapbuf_size5_mem.v
- mux_tree_tapbuf_size6.v
- mux_tree_tapbuf_size6_mem.v
- mux_tree_tapbuf_size7.v
- mux_tree_tapbuf_size7_mem.v
- mux_tree_tapbuf_size8.v
- mux_tree_tapbuf_size8_mem.v
- mux_tree_tapbuf_size9.v
- mux_tree_tapbuf_size9_mem.v
- sb_0__0_.v
- sb_0__1_.v
- sb_0__8_.v
- sb_1__0_.v
- sb_1__1_.v
- sb_1__8_.v
- sb_8__0_.v
- sb_8__1_.v
- sb_8__8_.v
- bottom_left_tile.v
- bottom_right_tile.v
- bottom_tile.v
- left_tile.v
- right_tile.v
- tile.v
- top_left_tile.v
- top_right_tile.v
- top_tile.v
- fabric_netlists.v
- fpga_core.v
- add_pwr_script.py
- chain_ff.py
- get_chain_ff.py
- bottom_left_tile.gds.gz
- bottom_right_tile.gds.gz
- bottom_tile.gds.gz
- fpga_core.gds.gz
- left_tile.gds.gz
- right_tile.gds.gz
- tile.gds.gz
- top_left_tile.gds.gz
- top_right_tile.gds.gz
- top_tile.gds.gz
- user_project_wrapper.gds.gz
- bottom_left_tile.lef
- bottom_right_tile.lef
- bottom_tile.lef
- fpga_core.lef
- left_tile.lef
- right_tile.lef
- tile.lef
- top_left_tile.lef
- top_right_tile.lef
- top_tile.lef
- user_project_wrapper.lef
- bottom_left_tile.lib
- bottom_right_tile.lib
- bottom_tile.lib
- left_tile.lib
- right_tile.lib
- tile.lib
- top_left_tile.lib
- top_right_tile.lib
- top_tile.lib
- lvs_config.json
- bottom_left_tile.mag
- bottom_right_tile.mag
- bottom_tile.mag
- caravan.mag
- caravel.mag
- fpga_core.mag
- gpio_defaults_block_0402.mag
- gpio_defaults_block_0403.mag
- gpio_defaults_block_0801.mag
- gpio_defaults_block_1803.mag
- gpio_defaults_block_1808.mag
- left_tile.mag
- right_tile.mag
- tile.mag
- top_left_tile.mag
- top_right_tile.mag
- top_tile.mag
- user_project_wrapper.mag.gz
- bottom_left_tile.mag
- bottom_right_tile.mag
- bottom_tile.mag
- fpga_core.mag
- left_tile.mag
- right_tile.mag
- tile.mag
- top_left_tile.mag
- top_right_tile.mag
- top_tile.mag
- user_project_wrapper.mag
- fabric_key.xml
- openfpga_arch2x2.xml
- vpr_arch.xml
- vpr_arch_new.xml
- and2.act
- and2.blif
- and2.v
- and2_latch.v
- and2_or2.v
- bin2bcd.v
- counter.v
- routing_test.v
- openfpga.sh
- openfpga_fab.tcl
- openfpga_tb.tcl
- config.tcl
- pin.cfg
- bottom_right_tile.v
- config.tcl
- pin.cfg
- bottom_tile.v
- config.tcl
- pin.cfg
- base.sdc
- config.tcl
- macro_placement.cfg
- pin.cfg
- signoff.sdc
- config.tcl
- left_tile.v
- pin.cfg
- config.tcl
- pin.cfg
- right_tile.v
- config.tcl
- pin.cfg
- config.tcl
- pin.cfg
- top_left_tile.v
- config.tcl
- pin.cfg
- top_right_tile.v
- config.tcl
- pin.cfg
- top_tile.v
- config.tcl
- default_wrapper_cfgs.tcl
- fixed_wrapper_cfgs.tcl
- macro.cfg
- pdn_cfg.tcl
- pin_order.cfg
- user_project_wrapper.def
- .gitignore
- Makefile
- tiles_base.sdc
- tiles_base_config.tcl
- tiles_signoff.sdc
- custom.tcl
- rcx.tcl
- sta.tcl
- timing_top.tcl
- run_lvs.sh
- bottom_left_tile.sdc
- bottom_right_tile.sdc
- bottom_tile.sdc
- fpga_core.sdc
- left_tile.sdc
- right_tile.sdc
- tile.sdc
- top_left_tile.sdc
- top_right_tile.sdc
- top_tile.sdc
- user_project_wrapper.sdc
- user_project_wrapper.ff.sdf
- user_project_wrapper.ss.sdf
- user_project_wrapper.tt.sdf
- user_project_wrapper.ff.sdf
- user_project_wrapper.ss.sdf
- user_project_wrapper.tt.sdf
- user_project_wrapper.ff.sdf
- user_project_wrapper.ss.sdf
- user_project_wrapper.tt.sdf
- bottom_left_tile.sdf
- bottom_right_tile.sdf
- bottom_tile.sdf
- fpga_core.sdf
- left_tile.sdf
- right_tile.sdf
- tile.sdf
- top_left_tile.sdf
- top_right_tile.sdf
- top_tile.sdf
- user_project_wrapper.sdf
- user_project_wrapper.max.spef
- user_project_wrapper.min.spef
- user_project_wrapper.nom.spef
- bottom_left_tile.spef
- bottom_right_tile.spef
- bottom_tile.spef
- fpga_core.spef
- left_tile.spef
- right_tile.spef
- tile.spef
- top_left_tile.spef
- top_right_tile.spef
- top_tile.spef
- user_project_wrapper.spef
- bottom_left_tile.spice
- bottom_right_tile.spice
- bottom_tile.spice
- cbx_1__0_.spice
- cbx_1__1_.spice
- cbx_1__2_.spice
- cby_0__1_.spice
- cby_1__1_.spice
- cby_2__1_.spice
- fpga_core.spice
- grid_clb.spice
- left_tile.spice
- right_tile.spice
- sb_0__0_.spice
- sb_0__1_.spice
- sb_0__2_.spice
- sb_1__0_.spice
- sb_1__1_.spice
- sb_1__2_.spice
- sb_2__0_.spice
- sb_2__1_.spice
- sb_2__2_.spice
- tie_array.spice
- tile.spice
- top_left_tile.spice
- top_right_tile.spice
- top_tile.spice
- user_project_wrapper.spice
- and2.v
- and2_test.c
- and2_test.hex
- and2_test.hexe
- and2_test_tb.v
- Makefile
- ccff_test.c
- ccff_test_tb.v
- Makefile
- Makefile.orig
- and_gate.c
- and_gate.py
- and.bit
- and_gate_direct.c
- and_gate_direct.py
- io_map.xml
- and_gate_la.c
- and_gate_la.py
- and_gate_no_prog.c
- and_gate_no_prog.py
- and_3.bit
- and_3_mapping.xml
- and_gate.bit
- and_gate.xml
- and_gate_2.bit
- and_gate_2.xml
- and_gate_2_generated.bit
- and_la.bit
- and_la.xml
- counter.bit
- counter.xml
- chain_check.c
- chain_check.py
- chain_check_ones.c
- chain_check_ones.py
- counter.c
- counter.py
- hello_world_uart.c
- hello_world_uart.py
- hello_world_uart.yaml
- all_clear.yaml
- all_clear_gl.yaml
- clear.py
- cocotb_includes.py
- cocotb_tests.py
- ff_paths.txt
- ff_paths_gl.txt
- Makefile
- scff_test.c
- scff_test_tb.v
- bottom_left_tile.v
- bottom_right_tile.v
- bottom_tile.v
- caravan.v
- caravel_core.v
- fpga_core.v
- gpio_defaults_block_0402.v
- gpio_defaults_block_0403.v
- gpio_defaults_block_0801.v
- gpio_defaults_block_1803.v
- gpio_defaults_block_1808.v
- left_tile.v
- right_tile.v
- tile.v
- top_left_tile.v
- top_right_tile.v
- top_tile.v
- user_project_wrapper.v
- includes.gl+sdf.caravel_user_project
- includes.gl.caravel_user_project
- includes.rtl.caravel_user_project
- uprj_netlists.v
- user_defines.v
- user_project_wrapper.v
- .gitignore
- LICENSE
- Makefile
- README.md
- repreducability.md
- timing.mk
# 설치 가이드
1. 코드 내려받기
git clone https://github.com/efabless/clear
깃허브에서 프로젝트 코드 전체를 내 컴퓨터로 내려받습니다.
cd clear
방금 내려받은 프로젝트 폴더 안으로 이동합니다.
2. Make
보통 추천사전 준비물
- Git GitHub에서 프로젝트 코드를 내려받으려면 필요합니다.
- Make Linux/macOS는 보통 기본 설치되어 있습니다. Windows는 별도 설치(예: MSYS2, WSL)가 필요합니다.
make generate_header
생성된 빌드 설정을 바탕으로 실제 컴파일을 진행해 실행 파일을 만듭니다.
make flash
생성된 빌드 설정을 바탕으로 실제 컴파일을 진행해 실행 파일을 만듭니다.
에러 없이 끝나면 성공입니다. 생성된 실행 파일을 직접 실행해보세요.
이 레포의 README에 적힌 실제 명령어를 그대로 가져왔습니다.
// repository documentation
Was this content helpful?
(0 ratings)